## (19) World Intellectual Property Organization International Bureau



## 

## (43) International Publication Date 28 March 2002 (28.03.2002)

### **PCT**

# (10) International Publication Number WO 02/25665 A2

(51) International Patent Classification<sup>7</sup>:

G11C

(21) International Application Number: PCT/NO01/00348

(22) International Filing Date: 24 August 2001 (24.08.2001)

(25) Filing Language:

Norwegian

(26) Publication Language:

English

(30) Priority Data:

2000 4236

24 August 2000 (24.08.2000) NO


- (71) Applicant (for all designated States except US): THIN FILM ELECTRONICS ASA [NO/NO]; P.O. Box 1872 Vika, N-0124 Oslo (NO).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): THOMPSON, Michael [US/US]; Cornell University, Bard Hall 329,

Ithaca, NY 14853-1501 (US). WOMACK, Richard [US/US]; High Density Circuits Inc., 9521 Academy Hills Dr. NE, Albuquerque, NM 87111-1305 (US). GUSTAFSSON, Göran [SE/SE]; Trumslagaregatan 33, S-582 16 Linköping (SE). CARLSSON, Johan [SE/SE]; Ekholmsvägen 219, S-589 29 Linköping (SE).

- (74) Agent: LEISTAD, Geirr, I.; Thin Film Electronics ASA, P.O. Box 1872 Vika, N-0124 Oslo (NO).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian


[Continued on next page]

### (54) Title: NON-VOLATILE PASSIVE MATRIX AND METHOD FOR READOUT OF THE SAME




(57) Abstract: In a non-volatile passive matrix memory device (10) comprising an electrically polarizable dielectric memory material (12) exhibiting hysteresis between first and second sets (14; 15) of addressing electrodes, the electrodes of the first set (14) are word lines (WL) and the electrodes of the second set (15) are bit lines (BL) of the memory device. A memory cell (13) with a capacitor-like structure is defined in the memory material (12) at the overlap between a word line (WL) and a bit line (BL). The word lines (WL) are divided into segments (S) with each segment sharing and being defined by adjoining bit lines (BL) and means (25) are provided for connecting each bit line (BL) of a segment (S) with a sensing means (26), thus enabling simultaneous connections of all memory cells (13) of a word line segment (15) for

readout via the bit lines (BL) of the segment (S). Each sensing means (26) senses the charge flow in a bit line (BK) in order to determine a logical value stored in a memory cell (13) defined by the bit line (BL). In a readout method for a memory device of this kind a word line(WL) of a segment (S) is activated according to a protocol by setting its potential to a switching voltage V<sub>s</sub> of the memory cell (13) during at least a portion of a read cycle, while keeping the bit lines (BL) of a segment (S) at zero potential, during which read cycle a logical value stored in the individual memory cells (13) is sensed by the sensing means (26). Use in a volumetric data storage apparatus with a plurality of stacked layers which each comprises a non-volatile passive matrix memory device.



2/25665 A2







patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

### Published:

 without international search report and to be republished upon receipt of that report

10

15

20

## Non-volatile passive matrix device and method for readout of the same

The present invention concerns a non-volatile passive matrix memory device comprising an electrically polarizable dielectric memory material exhibiting hysteresis, particularly a ferroelectric material, wherein said memory material is provided sandwiched in a layer between a first set and second set of respective parallel addressing electrodes, wherein the electrodes of the first set constitute word lines of the memory device and are provided in substantially orthogonal relationship to the electrodes of the second set, the latter constituting bit lines of the memory device, wherein a memory cell with a capacitor-like structure is defined in the memory material at the crossings between word lines and bit lines, wherein the memory cells of the memory device constitute the elements of a passive matrix, wherein each memory cell can be selectively addressed for a write/read operation via a word line and bit line, wherein a write operation to a memory cell takes place by establishing a desired polarization state in the cell by means of a voltage being applied to the cell via the respective word line and bit line defining the cell, wherein said applied voltage either establishes a determined polarization state in the memory cell or is able to switch between the polarization states thereof, and wherein a read operation takes place by applying a voltage smaller than the switching or polarization voltage  $V_s$  to the memory cell and detecting at least one electrical parameter of an output current on the bit lines.

The invention also concerns the use of a non-volatile passive matrix memory device in a volumetric data storage apparatus.

- 25 Ferroelectric integrated circuits have revolutionary properties compared to conventional technology. Applications include non-volatile information storage devices, in particular matrix memories having advantages such as high speed, virtually unlimited endurance and high write speed; properties recently only dreamed of.
- Ferroelectric matrix memories can be divided into two types, one type containing active elements linked to the memory cells and one type without active elements. These two types will be described below.

A ferroelectric matrix memory having memory cells in the form of ferroelectric capacitors without active access elements such as an access

10

15

20

25

30

35

transistor comprises a thin ferroelectric film with a set of parallel conducting electrodes ("word lines") deposited on one side and an essentially orthogonal set of conducting electrodes ("bit lines") deposited on the other side, which configuration is in the following referred to as a "passive matrix memory". In the passive matrix memory, individual ferroelectric memory cells are formed at the crossing points of the opposing electrodes creating a memory matrix comprising memory cells that can be individually accessed electrically by selective excitation of the appropriate electrodes from the edge of the matrix.

Another approach for providing a matrix memory is to modify each ferroelectric memory cell by including an active element, typically an access transistor in series with the ferroelectric capacitor. The access transistor controls the access to the capacitor and blocks unwanted disturb signals, for instance from neighbouring memory cells. The memory cell can typically include a ferroelectric capacitor and a n-channel metal-oxide-semiconductor field-effect transistor (in the following generically abbreviated "MOSFET" without indicating n-type or p-type for sake of simplicity) having its gate connected to a word line. A source/drain region of the MOSFET is connected to a bit line. One electrode of the ferroelectric capacitor is connected to the source/drain region of the MOSFET and the other electrode of the capacitor is connected to a so-called "drive line". This is the conventional concept of today and is often provided as one transistor, one capacitor (1T-1C) memory cells. Other concepts are also well-known, including two transistors or more. However, all these concepts increase the number of transistors compared to the passive matrix memory, which implies a number of drawbacks such as decreasing the number of memory cells within a given area, with increasing complexity and high current consumption. Herein, these types of devices are in the following referred to as "active" matrix memories because of the "active" element, i. e. the transistor in each memory cell.

The present invention is, however, solely directed towards passive matrix memories without active elements, such as diodes or transistors that are locally associated to the memory cell.

Read and write operations in passive matrix memories may be performed by means of a so-called "partial word addressing", whereby only a portion, typically one of the memory cells on a given word line are read or written. To accomplish such a partial read or write operation the non-addressed cells on

10

15

35

non-activated word lines or bit lines are voltage-biased according to a socalled "pulsing protocol" in order to avoid partial switching of the nonaddressed cells. The choice of pulsing protocol depends on a number of factors, and different schemes have been proposed in the literature for applications involving ferroelectric memory materials exhibiting hysteresis. This is described for instance in the present applicant's co-pending Norwegian patent application No. 20003508 filed 7 July 2000. This application describes a protocol for a passive matrix memory. On the other hand, normally the biasing of the non-addressed cells causes disturb voltages, which can result in loss of memory content or give rise to leakage currents and other parasitic currents, here called "sneak currents", which can mask the current of an addressed memory cell during a read operation and thereby mask the data content during the read. Depending on the type of device in question, different criteria for avoiding or at least reducing disturbance of non-addressed memory cells can be defined, such as methods for sneak current cancellation. Another way is to lower the sensitivity of each cell in the matrix to small-signal disturbances, which can be achieved by cells that exhibit a non-linear voltage-current response, involving e.g. thresholding, rectification and/or various forms of hysteresis.

In order to improve the performance of both active and passive ferroelectric memory devices, the memory matrix can be internally divided, "segmented", into smaller blocks, so-called "segments", for instance to reduce power requirements. Normally this segmentation is transparent to a user. Another reason for segmentation is the problem with ferroelectric capacitors that they suffer from a so-called "fatigue", which means that after a ferroelectric capacitor has been switched a large number of times, say several millions, it cannot hold a remanent polarization and hence stops functioning. A solution to this particular problem can be smaller matrix segments to avoid switching an entire row of capacitors. This is disclosed for instance in US-A-5 567 636.

Another document describing a segmented memory matrix is Gary

Another document describing a segmented memory matrix is Gary F. Derbenwick & al., "Non-volatile Ferroelectric Memory for Space Applications", Celis Semiconductor Corporation, Colorado Springs. This document describes a segmented memory matrix able to reduce power requirements in an active matrix using a one transistor, one capacitor memory cell architecture (1T, 1C).

10

20

Examples of passive matrix memories employing ferroelectric memory material can be found in the literature dating back 40-50 years. For instance, W.J. Merz and J.R. Anderson described a barium titanate based memory in 1955 (W.J. Merz and J.R. Anderson, "Ferroelectric storage devices", Bell.

Lab. Record. 1, pp. 335-342 (1955)), and similar work was also reported by others promptly thereafter (see, e.g. C.F. Pulvari "Ferroelectrics and their memory applications", IRE Transactions CP-3, pp. 3-11 (1956), and D.S. Campbell, "Barium titanate and its use as a memory store", J. Brit. IRE 17 (7), pp. 385-395 (1957)). Another example of a passive matrix memory can be found in IBM Technical Disclosure Bulletin, Vol. 37, No. 11, November 1994. However, none of these documents describe a solution to the problem with disturbed non-addressed cells.

Another approach to remedy the problem would be to modify the ferroelectric material in order to create a square-like hysteresis loop.

15 However, also this has not yet been described in more detail.

Accordingly, there is a need of a passive matrix memory without the above negative attributes, such as disturbed non-addressed cells.

In the light of the above, it is an object of the invention to provide a passive matrix memory device which solves the problem with disturbed non-addressed memory cells. Another object of the invention is to provide a passive matrix memory device which minimizes the influence of cumulative signals from non-addressed cells during reading of stored data. Finally it is also an object of the invention to provide a readout method in a passive matrix memory device and compatible with the above-mentioned objects.

The above objects as well as further advantages and features are realized with a non-volatile passive memory matrix device according to the invention, which is characterized in that the word lines are divided into a number of segments, each segment comprising and being defined by a plurality of adjoining bit lines in the matrix, and that means are provided for connecting each bit line assigned to a segment with an associated sensing means, thus enabling simultaneous connection of all memory cells assigned to a word line on a segment for readout via the corresponding bit lines of the segment, each sensing means being adapted for sensing the charge flow in the bit line connected therewith in order to determine a logical value stored in the memory cell defined by the bit line.

10

15

35

In a first advantageous embodiment of the memory device according to the invention the means for simultaneous connection of each bit line of a segment with associated sensing means during addressing are multiplexers. In that case the number of multiplexers may correspond to the largest number of bit lines defining a segment, each bit line of a segment being connected with a specific multiplexer. It is then preferred that the output of each multiplexer is connected with a single sensing means, and particularly the single sensing means can then be a sense amplifier.

In a second advantageous embodiment of the memory device according to the invention the means for simultaneous connection of each bit line of a segment to an associated sensing means during addressing is a gate means. In that case all the bit lines of a segment can be connected with a specific gate means, each gate means having a number of outputs corresponding to the number of bit lines in the respective segment, and each output of each gate means is connected with a specific bus line of an output data bus, the number of bus lines thus corresponding to largest number of bit lines in a segment, and each bus line being connected with a single sensing means.

Preferably the gate means then comprises pass gates and preferably the sensing means is a sense amplifier.

The above objects and other advantages and features are also realized with a readout method for a memory device according to the invention, whereby the method is characterized by dividing the word lines into a number of segments, each segment comprising and being defined by a number of adjacent bit lines in the matrix, connecting each bit line within a word line segment with an associated sensing means, activating according to the protocol one word line of a segment at a time by setting the potential of said one word line of the segment to the switching voltage V<sub>s</sub> during at least a portion of the read cycle, while keeping all bit lines of the segment at zero potential, and determining the logical value stored in the individual memory cells sensed by the sensing means during the read cycle.

In an advantageous embodiment of the readout method according to the invention, all word lines and bit lines when no memory cell is read or written, are kept at a quiescent voltage of approximately  $\frac{1}{3}$  of the switching voltage  $V_s$ , one word line at a time is activated according to the protocol by

10

30

setting the potential of said one word line of the segment to the switching voltage  $V_s$  during at least a portion of the read cycle, while all bit lines of the segment are kept at zero potential, and the logical value stored in the individual memory cells sensed by the sensing means during the read cycle is determined.

Finally, the above objects and other features and advantages are also achieved according to the invention with the use of the inventive non-volatile passive memory device and the inventive method for readout in a volumetric data storage apparatus with a plurality of stacked layers, each layer comprising one of the non-volatile passive matrix memory devices.

The invention shall now be more fully described on the basis of discussions of its general background and preferred embodiments presented hereinafter, when read in conjunction with the appended drawing figures, wherein

fig. 1 shows a principle drawing of a hysteresis curve for a ferroelectric memory material;

fig. 2 a schematic diagram of a portion of a passive memory matrix with crossing electrode lines and wherein the memory cells comprise a ferroelectric material localized between these electrodes where they overlap;

fig. 3 an enlarged cross-sectional view taken along line A-A in fig. 2;

fig. 4 a functional block diagram illustrating full word read in a ferroelectric matrix memory;

fig. 5 a functional block diagram illustrating a passive matrix memory according to a preferred embodiment of the invention and with segmented word lines;

25 fig. 6 a functional block diagram illustrating a passive matrix memory according to a preferred embodiment of the invention and with segmented word lines;

fig. 7a a simple full word read timing diagram with a following write/refresh cycle provided for addressing a word line of a segment of the memory matrix in "full word read";

fig. 7b a variant of the timing diagram in fig. 7a; and

10

15

20

25

30

35

fig. 8 schematically how the memory matrix in fig. 5 or 6 can be implemented in a volumetric memory device.

Before giving a detailed description of preferred embodiments, the general background of the present invention shall be discussed in order to give a better understanding of how a passive matrix memory, or even a single memory cell in such a memory works. In this connection reference is made to fig. 1, which shows a typical so-called "hysteresis loop" of a ferroelectric material, whereas the polarization P of the ferroelectric material is plotted versus the electric field E. The value of the polarization will travel around the loop in the direction indicated. A ferroelectric material with a hysteresis loop as shown in fig.1 will change its net polarization direction ("switching") upon application of an electric field E that exceeds a so-called coercive electric field E<sub>c</sub>. As the electric field E exceeds the coercive electric field E<sub>c</sub>, the polarization P changes abruptly to a large positive value +P<sub>r</sub> (assuming starting at negative polarization at zero electric field). This positive polarization +P<sub>r</sub> remains until a large negative electric field exceeding a negative coercive electric field -E<sub>c</sub> changes the polarization again back to negative polarization. In this way, memory devices provided with capacitors comprising ferroelectric material will exhibit a memory effect in the absence of an applied external electric field, making it possible to store non-volatile data by applying a potential difference across the ferroelectric material, which evokes a polarization response. The direction (and magnitude) thereof may thus be set and left in a desired state. Likewise, the polarization status can be determined. Storing and determining data will be described in more detail below.

Depending on the required switching speed etc., a nominal voltage  $V_s$  employed for driving the polarization state of the ferroelectric material is typically selected considerably larger than the coercive voltage  $E_c$ . The nominal voltage  $V_s$  is generically illustrated with a dashed line in fig. 1, but is by no means limited to this particular value. Other values can be applicable.

Fig. 2 illustrates a portion of a m·n memory matrix 11 of a passive matrix memory 10 showing two mutually opposing sets of parallel electrodes, viz. word line electrodes WL and bit line electrodes BL. The word line and the bit line electrodes WL;BL are arranged perpendicular to each other, whereby

35

they at the intersecting areas define side walls of specific volume elements of an insulating ferroelectric material (described in more detail below) and which in its turn define the volume of capacitor-like memory cells in the memory matrix 11. Fig. 3 discloses a cross-sectional view along line A-A in fig. 2. The dielectric of each "capacitor" is the ferroelectric material in a ferroelectric layer 12, where the thickness of the material defines the height h of the volume elements which in their turn define the memory cells 13. – For reasons of simplicity, only three crossing points between the word line and bit line electrodes WL;BL are illustrated in fig. 2.

By application of a potential difference V<sub>s</sub> between two opposing electrodes, 10 the word line WL and the bit line BL in a cell 13, the ferroelectric material in the cell 13 is subjected to an electric field E which evokes a polarization response, having a direction which may be set and left in one of two stable states, positive or negative polarization, according to what is disclosed for 15 instance in fig. 1. The two states represent the binary states "1" and "0". Likewise, the polarization status of the cell 13 may be altered or deduced by renewed application of a potential difference between the two opposing electrodes WL and BL addressing that cell 13, which either causes the polarization to remain unchanged after removal of the potential difference, or 20 to flip to the opposite direction. In the former case, a small current will flow in response to the applied voltage, while in the latter case the polarization change causes a large current. The current is compared to a reference which can be provided in a number of ways (not shown) to be able to decide whether a "0" or a "1" is present. If the read is a destructive read, the polarization state in some of the cells will be switched to the opposite state. 25 For instance can the polarization state of the cell be switched to "0" whether it is the state "1" or the state "0" that is read. The initial state must be written back to a cell in the memory to keep the information in the memory, i.e. the readout value. A more detailed description of how a passive matrix memory 30 operates will be given in below when describing a preferred embodiment of the invention.

Also in order to improve the understanding of the present invention, reference can be made to fig. 4 illustrating another readout method for passive matrix memories, hereinafter called "full word read", whereby an active word line, herein the first word line  $WL_1$  comprising a desired memory cell 13, is sensed over its entire word length, that is, each of the memory

35

cells 13 defined by the bit lines BL<sub>1</sub>,...BL<sub>n</sub>. Full word read per se is a known concept described for instance in US-A-6 157 578. In said document, however, the solution is directed to an active matrix memory device, with the purpose of increasing the speed of transferring data stored in a relatively large block of a memory matrix. The present invention is on the contrary related to passive matrix memories, whereby prior art knowledge regarding active matrices, such as described in US-A-6 157 578, is not relevant since active devices does not have the problem with disturbing non-addressed cells.

It is important to notice that according to the pulsing protocol for full word read in a passive matrix memory, unused word lines, in this case to the word lines WL<sub>2,...m</sub> can be maintained at the same potential or essentially the same potential as the bit lines BL<sub>1,...n</sub>. Consequently, there is no disturbing signal on any of the non-addressed cells of the memory matrix 10. For readout of data (sensing), the active word line, in this case the first word line WL<sub>1</sub>, is brought to a potential causing current I to flow through the cells on the crossing bit lines BL<sub>1,...n</sub>. The magnitude of the current I depends on the polarization state each cell 13 and are determined by sensing means 26, one for each bit line BL as shown in fig. 4. The sensing means can for instance be sense amplifiers.

The full word read method offers several advantages. For instance may the readout voltage be chosen much higher than the coercive voltage without incurring partial switching in non-addressed cells, and the method is compatible with a large matrix.

The preferred embodiments of the present invention are illustrated in figs.

5-7 of the drawings. An accompanying timing diagram that accomplishes zero volt disturb of non-addressed memory cells, while applying switching voltage V<sub>s</sub> on all cells of the active word line WL<sub>1</sub> during reading of all cells in an active segment. A preferred timing diagram is shown in fig. 7a and an alternative timing diagram is disclosed in fig. 7b.

With reference to fig. 5 which shows a preferred embodiment of the passive matrix memory according to the present invention, the matrix proper is embodied as an m·n matrix formed by m word lines  $WL_{1,...m}$  and n bit lines  $BL_{1,...n}$ . The word lines are divided in q segments S, each segment S being defined by a number k adjacent bit lines BL in the matrix BL. Preferably k is

10

15

.20

25

the same for each segments, such that  $q \cdot k = n$ . For readout the first bit line in each segment S can now be coupled by a first multiplexer 25<sub>1</sub> to a first sensing means 26<sub>1</sub>. The second bit line in each segment shall correspondingly be coupled to another multiplexer 252, such that k'th line in each segment will be coupled to last multiplexer 25<sub>k</sub>. The number of multiplexers (MUX) 25 shall in other words shall be equal to the largest number of bit lines BL which defines a segment. It is, of course, nothing that prevents that the number of bit lines in each segment S can be different, but if the memory cells on the bit lines on the segment contain data words with the same length, k will be the same for all segments. Each multiplexer 25 is connected with a sensing means 26 for readout of data and the number of sensing means 26 will hence also be equal to the largest number k bit lines BL which defines a segment. Different from conventional passive matrix memories which use partial word read, all the memory cells 13 in a word line segment n is connected simultaneously to the sensing means 26 such that all bit spots on a word line segment can be read out in parallel. Specifically can the sensing means be sense amplifiers. - For simplicity are only the two first segments  $S_1,\,S_2$  and the last segment  $S_q$  rendered in fig. 5 and the same applies to the associated multiplexers 25 and sense amplifiers 26. - Data which are stored and/or shall be stored in the memory matrix 11 can be accessed by means of an associated row decoder and column decoder which is not shown in fig. 5 and the data which is stored in the memory cells 13 in the memory matrix 11 can be read out with a pulse protocol, e.g. as discussed in connection with fig. 7a via the sense amplifiers 26 which are connected to the bit lines over the multiplexers 25. All bit lines BL which define a word line segment S are routed to multiplexers 25 and are selected only when a given word line WL in this segment is active. In this manner all bit lines in the active word line WL in the segment S is read out in parallel in a "full word configuration" and all bit lines are distributed among the sense amplifiers 26.

- In a practical embodiment the passive memory device can for instance be a 16 Mbit memory divided into 8 segments S, i.e. with q = 8 and comprise 256 000 word lines WL of each 64 bits. It will then be 8 bit lines BL in each segment S, in other words k = 8. Other architectures are of course, also possible, e.g. with 9, 16 or 32 bit lines in each segment S.
- In another preferred embodiment of the invention at least 256 memory cells 13 are used in each segment S. With the use of a 32:1 multiplexers 25 this

10

15

20

25

30

forms 8192 bits wide memory with only 32 duplication of word line drivers. Each word line will, of course, be segmented according to the number of provided sense amplifiers 26.

In fig. 6 there is shown an alternative embodiment of the memory device according to the present invention, wherein the multiplexers are replaced by gate means 25. The gate means 25 activate the bit lines BL in the same manner as the multiplexers.

Preferably, the gate means 25 are realized as pass gates connected with each bit line BL in a segment S. While the number of multiplexers 25 in the embodiment in fig. 5 shall be equal to the number of bit lines BL in the segment S, namely k, the number of pass gates 25 in the embodiment in fig. 6 shall correspond to the number q of segments S. The number of outputs on each pass gate 25 corresponds to the number of bit lines BL in the respective segment S. In order to maintain parallel readout of memory cells 13 of the active word line WL in the segment S, a sense amplifier 26 is used for each bit line BL in the segment, each sense amplifier 26 being connected to one of the lines 27 on a data bus 28. A first output of the pass gate is connected to the first bus line 27<sub>1</sub> and the second to the second bus line 27<sub>2</sub> etc. and the number of bus lines 27 and sense amplifiers will, of course, be the greatest number of bit lines BL which defines a segment S.

Figs. 7a and 7b render alternative timing diagrams for a full word read cycle.

Fig. 7a shows a timing diagram for full word read with a following write/read cycle ("refresh", "write back") for a word line segment. This timing diagram is based on a four-level voltage protocol. According to this timing diagram all word lines and all bit lines are, when no cell in the matrix is read or written, kept at a quiescent voltage equal to zero volts. All memory cells have an address which represent the crossings formed of an activated word line WL and by all bit lines BL within this segment which is to be read.

The inactive word lines WL and all bit lines BL follow the same potential curves during the read cycle. During the read cycle the word line contacting the cells to be read is set to switching voltage  $V_s$ . At the same time interval all bit lines are kept at zero voltage. In the timing diagram shown there is provided that application of the switching voltage  $V_s$  on the word line side of a cell and a zero voltage on the bit line side of the same cell implies that a

10

15

20

25

30

35

"0" is written into the cell. According to this, in both timing diagrams shown all cells on the active word lines are set to the zero state after the read operation has been performed. Therefore, in order to restore data stored in the memory, it will be necessary to write back "1" only on the bit lines which has cells that should contain "1". This is shown in both examples in figures 7a and 7b, where a voltage with reversed polarity is applied to the cell which shall be written with "1" during the read cycle as indicated in the diagram.

Fig. 7b illustrates an alternate timing diagram based on a four-level voltage protocol. According to this embodiment all word lines and bit lines, when no cell in the matrix is read or written, are kept at a quiescent voltage  $V_s/3$ .

The exact values for all timing points illustrated as examples in figures 7a and 7b are dependent on the materials of the memory cells and the details of the design.

In the embodiments of fig. 5 and 6 the word lines could in principle be uninterrupted, i.e. that they are extending continuously to the separate segments, the segments only being defined by the bit lines in question. Multiplexing and protocols for read and write must then be adapted thereto. It is, however, no advantage that the word lines become too long. With a limited number of segments and a limited number of bit lines in each segments this is avoided, e.g. as in the above mentioned example, where 256 000 word lines and 8 segments with 8 bit lines in each segment are used. The memory then obtains as stated a storage capacity of 16 Mbits. There are, however, also other disadvantages with continuous word lines. If the bit spots of the memory cells in the segment S read with high voltage on the active word line, the same high voltage will be impressed on the active word line in all segments and even though only the bit lines in the addressed segments are connected, capacitive couplings and sneak currents can be formed and influence e.g. the memory cells in adjacent non-active word lines in the segment, something which may lead to spurious readouts or noise contributions. In a practical embodiment of the memory device according to the invention it will hence be relevant also to be able to segment the word lines electrically such that only the active word line within the addressed segment is connected electrically to the driver, while the corresponding word line segments in the remaining segments are disconnected. This will particularly be relevant when the protocol in fig. 7 is used and can take place 5 .

10

15

20

25

30

35

with an embodiment of the memory device as shown in fig. 8, which in principle corresponds to that in fig. 5. A not shown driver in a driver group 20 is selected by means of a segment selector 22 which e.g. may be realized as a selector bus, such that the word line WL in the selected segment S is activated for a read or write cycle. The multiplexers 25 which are controlled by the segment selector means 22 can be connected with a selected driver in the group 20 via switches 24 and controlled via the selector means 22 over a switchable cache memory 21. The specific multiplexer 25 is simultaneously addressed for connecting the bit lines BL in the addressed segment to the sense amplifier 26. In purely practical terms each word line WL in a segment can be connected to an AND gate, e.g. a CMOS logic gate or a pass gate, and the segment be addressed from a word line or address decoder. For instance the word line WL<sub>1</sub> is selected in the segment S<sub>1</sub> and it is then voltage only on this bit line within the segment S<sub>1</sub>. With destructive readout now all memory cells and the word lines WL<sub>1</sub> in the segment S<sub>1</sub> will be switched to zero state, while the multiplexer 25 connects all bit lines in the segment S<sub>1</sub> to the respective sense amplifiers  $26_1...26_k$ . All cells on the activated word line can hence be read out, i.e. a full word read is obtained if the word line of the segment is defined to contain a data word. While the state of all cells on the selected word line WL<sub>1</sub> then is detected, the remaining word lines WL<sub>2</sub>...WL<sub>m</sub> and bit lines BL<sub>1</sub>-BL<sub>k</sub> is kept on a quiescent voltage near the biasing points of the sense amplifiers 26 and in principle there will then be no disturbance contribution from the remaining cells of the segment. Neither will there be any bias voltage on the cells on the bit line, such that disturbing signals to the input of the sense amplifiers 26 can be generated. The data output of the sense amplifier 26 is conveyed to a two-way data bus 23 while a write logic 29 is connected in parallel on the output of the multiplexers for writing of data to the bit spots of the cells on an active word line in the segment, the word lines in the segments being selected in corresponding ways via the selector means 22 as in case of readout. Preferably there are provided buffer memories 21 on the switchable outputs of the selector means 22 and the latter connect drivers and multiplexers 25 via a number of line switches 24 controlled by the selector means 22.

Fig. 9 shows an embodiment functionally equivalent to that of fig. 8, but which additionally corresponds to the embodiment in fig. 6 wherein the multiplexers have been replaced by pass means 25. Each pass means 25 can e.g. comprise switching transistors 25a which function as pass gates, one for

10

15

25

30

35

each line such that there will be a total of k switching transistors 25a in a pass means 25. As is the case with the embodiment in fig. 8, driver groups 20 are provided, one for each segment, while the selector means 22 now is replaced by a driver group selector 22a. The addressing of the separate word line WL takes place over the output in a word line address bus 30 under control by the group selector 22a. In readout the bit lines 25a are connected to the bus line 27 in the data bus 28 and the data output of the sense amplifier is connected with a two-way data bus 23. Correspondingly as in fig. 8 the write logic 29 is provided in parallel over the sense amplifiers 26 and when writing takes place, the word line segment is selected via the group selectors 22a and with addressing over the word line address bus 30.

Basically the necessary devices and means for selection, decoding and addressing, like not shown timing logic, are well-known in the art and commonly employed in the matrix-addressable memories whether they are active or passive and hence shall not be discussed in further detail here.

The number of voltage levels and the voltage levels themselves in the pulsing protocol can be selected arbitrarily as long as the requirements for performing full word read are met. Further, the polarity of the voltages according to the protocols shown may as well be reversed.

In a practical circuit technology for the realization of the memory device according to the present invention, the memory matrix can be provided on a substrate and word line drivers integrated therein, such that the total area of the device does not increase.

The segmented word lines could as well be implemented on stacked memory planes, with the bit lines BL connected vertically to the multiplexers or gate means 25. This is illustrated in fig. 8, which shows schematically and in cross section an embodiment wherein memory devices 10 according to the invention are provided in a stacked arrangement. This realizes a volumetric data storage apparatus wherein each layer or memory plane P comprises one memory device 10. By providing the memory devices in a staggered arrangement, the respective word lines and bit lines can be connected over so-called staggered vias, i.e. alternating horizontal and vertical "over-the-edge" connections with driver and control circuitry in the substrate 14. The substrate 14 can be inorganic, i.e. silicon-based, and hence the circuitry may be implemented in e.g. a compatible CMOS technology. Figure

10

15

25

30

8 shows only two memory planes  $P_1, P_2$  (note that only a limited number of bit lines are shown), but in practice the volumetric data storage apparatus may comprise a very large number of memory planes, from 8 and well beyond 100 or more, realizing a memory with very high capacity and storage density, as each memory plane only will be about 1 $\mu$ m thick or even less.

Advantages of the passive matrix memory device described above include simplicity of manufacture and high density of cells. Further advantages are:

- a) If the word lines are segmented electrically, non-addressed memory cells will during the read cycle be subjected to zero volt potential (or a small potential), given that the protocol according to fig. 7a is used. This will reduce the number of disturb signals that could result in loss of memory content as well as eliminate all disturbs during a read operation that give rise to sneak currents.
- b) The data transfer rate will be at the maximum rate as allowed by the number of bit lines within a segment.
  - c) The readout voltage  $V_s$  may be chosen much higher than the coercive voltage without incurring partial switching in non-addressed cells. This allows for switching speeds approaching the highest possible speed of polarizable material in the cells.
- 20 d) The readout method is compatible with large matrices.

In addition the memory device of the invention can be realized with a reduced number of sense amplifiers, which is an advantage when the memory is large and also with regard to the power consumption of the sense amplifiers. This can be high, but may also be reduced to some extent by appropriate power management of the driving and addressing circuitry. Moreover, a reduction in the number of sense amplifiers implies that real estate devoted to sense means can be balanced to achieve overall area optimization in the memory device. Finally, the segmentation of the word lines implies that errors during readout or addressing will be located in a single word in the event of a single word line fault.

10

15

20

25



- A non-volatile passive matrix memory device (10) comprising an electrically polarizable dielectric memory material (12) exhibiting hysteresis, particularly a ferroelectric material, wherein said memory material (12) is provided sandwiched in a layer between a first set and second set (14;15) of respective parallel addressing electrodes, wherein the electrodes of the first set (14) constitute word lines (WL<sub>1...m</sub>) of the memory device and are provided in substantially orthogonal relationship to the electrodes of the second set (15), the latter constituting bit lines ( $BL_{1...n}$ ) of the memory device, wherein a memory cell (13) with a capacitor-like structure is defined in the memory material (12) at the crossings between word lines and bit lines, wherein the memory cells (13) of the memory device constitute the elements of a passive matrix (11), wherein each memory cell (13) can be selectively addressed for a write/read operation via a word line (WL) and bit line (BL), wherein a write operation to a memory cell (13) takes place by establishing a desired polarization state in the cell by means of a voltage being applied to the cell via the respective word line (WL) and bit line (BL) defining the cell, wherein said applied voltage either establishes a determined polarization state in the memory cell (13) or is able to switch between the polarization states thereof, and wherein a read operation takes place by applying a voltage smaller than the switching or polarization voltage V<sub>s</sub> to the memory cell (13) and detecting at least one electrical parameter of an output current on the bit lines (BL), characterized in that the word lines (WL) are divided into a number of segments  $(S_{1,...q})$ , each segment comprising and being defined by a plurality of adjoining bit lines
- bit line (BL) assigned to a segment (S) with an associated sensing means (26), thus enabling simultaneous connection of all memory cells (13) assigned to a word line (WL) on a segment (S) for readout via the corresponding bit lines (BL) of the segment (S), each sensing means (26) being adapted for sensing the charge flow in the bit line (BL) connected therewith in order to determine a logical value stored in the memory cell (13) defined by the bit line.

(BL) in the matrix (11), and that means (25) are provided for connecting each

2. A non-volatile passive matrix memory device (10) according to claim 1, characterized in that said means (25) for simultaneous connection of each bit line

15

20



- (BL) of a segment (S) with associated sensing means (26) during addressing are multiplexers.
- 3. A non-volatile passive matrix memory device (10) according to claim 2, characterized in that the number of multiplexers (25) corresponds to the largest number of bit lines (BL) defining a segment (S), each bit line of a segment being connected with a specific multiplexer.
- 4. A non-volatile passive matrix memory device (10) according to claim 3, characterized in that the output of each multiplexer (25) is connected with a single sensing means (26).
- 5. A non-volatile passive matrix memory device according to claim 4, characterized in that the single sensing means (26) is a sense amplifier.
  - 6. A non-volatile passive matrix memory device according to claim 1, characterized in that said means (25) for simultaneous connection of each bit line (BL) of a segment (S) to an associated sensing means (26) during addressing is a gate means.
  - 7. A non-volatile passive matrix memory device according to claim 6, characterized in that all bit lines ( $BL_{1,...n}$ ) of a segment (S) are connected with a specific gate means, each gate means having a number of outputs corresponding to the number of bit lines (BL) in the respective segment (S), that each output of each gate means (25) is connected with a specific bus line (27) of an output data bus (28), the number of bus lines (27) thus corresponding to largest number of bit lines (BL) in a segment (S), and that each bus line (27) is connected with a single sensing means (26).
- 8. A non-volatile passive matrix memory device according to claim 6, characterized in that the gate means (25) comprise pass gates.
  - 9. A non-volatile passive matrix memory device according to claim 6, characterized in that the sensing means (26) is a sense amplifier.
- 10. A method for readout of a non-volatile passive matrix memory device (10) comprising an electrically polarizable dielectric memory material (12) exhibiting hysteresis, particularly a ferroelectric material, wherein said memory material (12) is provided sandwiched in a layer between a first set and second set (14;15) of respective parallel addressing electrodes, wherein the electrodes of the first set (14) constitute word lines (WL) of the memory




device (10) and are provided in substantially orthogonal relationship to the electrodes of the second set (15), the latter constituting bit lines ( $BL_{1,...n}$ ) of the memory device (10), wherein a memory cell (13) with a capacitor-like structure is defined in the memory material (12) at crossings between word lines (WL) and bit lines (BL), wherein the memory cells (13) of the memory 5 device (10) constitute the elements of a passive matrix (11), wherein each memory cell (13) can be selectively addressed for a write/read operation via a word line (WL) and bit line (BL), wherein write operation to a memory cell (13) takes place by establishing a desired polarization state in the cell by means of a voltage being applied to the cell via the respective word line 10 (WL) and bit line (BL) defining the cell, said applied voltage either establishing a determined polarization state in the cell or being able to switch the cell between the polarization states thereof, wherein a read operation takes place by applying a voltage smaller than the switching or polarization voltage V<sub>s</sub> to the memory cell (13) and detecting at least one electrical 15 parameter of an output current on its bit lines (BL), and wherein the method comprises steps for controlling electric potentials on all word lines (WL) and bit lines (BL) in a time-coordinated fashion according to a protocol comprising electric timing sequences for all word lines and bit lines, 20 arranging said protocol to comprise a read cycle, and providing during the read cycle for the sensing means to sense charges flowing in the bit lines, and wherein the method is characterized by dividing the word lines (WL) into a number of segments (S<sub>1</sub>,...S<sub>a</sub>), each segment comprising and being defined by a number of adjacent bit lines (BL) 25 in the matrix (11), connecting each bit line (BL) within a word line segment (S) with an associated sensing means (26), activating according to the protocol one word line (WL) of a segment (S) at a time by setting the potential of said one word line (WL) of the segment (S) to the switching voltage V<sub>s</sub> during at least a portion of the read cycle, while 30 keeping all bit lines of the segment (S) at zero potential, and determining the logical value stored in the individual memory cells (13)

11. Method for readout according to claim 10, characterized by

sensed by the sensing means (26) during the read cycle.

keeping all word lines (WL) and bit lines (BL) when no memory cell (13) is read or written, at a quiescent voltage of approximately ½ of the switching voltage V<sub>s</sub>,



- determining the logical value stored in the individual memory cells (13) sensed by the sensing means (26) during the read cycle.
  - 12. The use of a non-volatile passive matrix memory device (10) according to claim 1 and a method for readout according to claim 10 in a volumetric data storage apparatus with a plurality of stacked layers
- 10  $(P_1, P_2,...)$ , each layer (P) comprising one of the non-volatile passive matrix memory devices (10).







Fig. 1






Fig.2

Fig.3









Fig.4











8.p.7




Fig. 9




Fig. 10

### (19) World Intellectual Property Organization International Bureau



### (43) International Publication Date 28 March 2002 (28.03.2002)

PCT

## (10) International Publication Number WO 02/25665 A3

(51) International Patent Classification7: G11C 11/22, 8/12, 8/14

(21) International Application Number: PCT/NO01/00348

(22) International Filing Date: 24 August 2001 (24.08.2001)

(25) Filing Language:

Norwegian

(26) Publication Language:

English

(30) Priority Data: 2000 4236

24 August 2000 (24,08,2000)

(71) Applicant (for all designated States except US): THIN FILM ELECTRONICS ASA [NO/NO]: P.O. Box 1872 Vika, N-0124 Oslo (NO).

(72) Inventors; and

(75) Inventors/Applicants (for US only): THOMPSON, Michael [US/US]; Cornell University, Bard Hall 329, Ithaca, NY 14853-1501 (US). WOMACK, Richard [US/US]: High Density Circuits Inc., 9521 Academy NE, Albuquerque, NM 87111-1305 (US). Hills Dr. GUSTAFSSON, Göran [SE/SE]: Trumslagaregatan 33.

S-582 16 Linköping (SE). CARLSSON, Johan [SE/SE]; Ekholmsvägen 219, S-589 29 Linköping (SE).


- (74) Agent: LEISTAD, Geirr, L.: Thin Film Electronics ASA, P.O. Box 1872 Vika, N-0124 Oslo (NO).
- (81) Designated States (national): AE. AG. AL. AM. AT. AU. AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK. LR. LS. LT. LU. LV, MA, MD, MG, MK, MN, MW, MX. MZ. NO. NZ. PL, PT, RO, RU, SD, SE, SG, SI, SK, SL. TJ, TM. TR. TT. TZ, UA. UG. US. UZ. VN. YU. ZA. ZW.
- (84) Designated States (regional): ARIPO patent (GH. GM. KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

### Published:

with international search report

[Continued on next page]

(54) Title: NON-VOLATILE PASSIVE MATRIX AND METHOD FOR READOUT OF THE SAME



(57) Abstract: In a non-volatile passive matrix memory device (10) comprising an electrically polarizable dielectric memory material (12) exhibiting hysteresis between first and second sets (14; 15) of addressing electrodes constituting word lines (WL) and bit lines (BL) of the memory device. A memory cell (13) is defined in the memory material (12) at the overlap between a word line (WL) and a bit line (BL). The word lines (WL) are divided into segments (S) each segment sharing and being defined by adjoining bit lines (BL). Means (25) are provided for connecting each bit lines (BL) of a segment (S) with a sensing means (26) enabling simultaneous connections of all memory cells (13) of a word line segment (15) for readout via the bit lines (BL). Each sensing means (26) senses the charge flow in a bit line (BL) in order to determine a stored logical value. In a readout method, a word line (WL) of a segment (S) is activated by setting its potential to a switching voltage V<sub>s</sub> of the memory cell (13) during at least a portion of a read cycle, while keeping the bit lines (BL) of a segment (S) at zero potential, during which read cycle a logical value stored in the individual memory cells (13) is sensed by the sensing means (26).



## VO 02/25665 A3



before the expiration of the time limit for amending the claims and to be republished in the event of receipt of

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(88) Date of publication of the international search report: 16 May 2002

## A. CLASSIFICATION OF SUBJECT MATTER

IPC7: G11C 11/22, G11C 8/12, G11C 8/14
According to International Patent Classification (IPC) or to both national classification and IPC

### **B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

## IPC7: G11C, H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

## SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## EPO-INTERNAL, WPI DATA, PAJ, INSPEC

### C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	1996 Symposium on VLSI Circuits Digest of Technical Papers, 1996 IEEE,2V/100ns 1T/1C Nonvolatile Ferroelectric Memory Architecture with Bitline-Driven Read Scheme & Non-Relaxation Reference Cell", pages 48-49, Hiroshige Hirano et al	1,10-12
	<del></del>	
Α .	EP 0486901 A2 (NATIONAL SEMICONDUCTOR CORPORATION), 27 May 1992 (27.05.92), see the whole document	1-12
A	US 4599709 A (DONALD G. CLEMONS), 8 July 1986 (08.07.86), see the whole document	1-9
	<del></del>	


X	Further documents are listed in the continuation of Box	c C.	X See patent family annex.
*	Special categories of cited documents:	"T"	later document published after the internal and all all
"A"	document defining the general state of the art which is not considered to be of particular relevance	•	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E"	earlier application or patent but published on or after the international	"X"	document of particular relevance: the claimed invention cannot be
"L"	filing date document which may throw doubts on priority claim(s) or which is		considered novel or cannot be considered to involve an inventive
_	cited to establish the publication date of another citation or other		step when the document is taken alone
	special reason (as specified)	"Y"	document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is
"0"	document referring to an oral disclosure, use, exhibition or other means		combined with one or more other such documents, such combination
"P"	document published prior to the international filing date but later than		being obvious to a person skilled in the art
}	the priority date claimed	<b>"&amp;"</b>	document member of the same patent family
Date	of the actual completion of the international search	Date of	of mailing of the international search report
			0 8 -03- 2002
7 1	1arch 2002		D D D
	e and mailing address of the ISA	Autho	rized officer
1	dish Patent Office	Aumo	TIZEG OFFICE
		_	
1	5055, S-102 42 STOCKHOLM	Bo G	Gustavsson/AE
Facs	imile No. +46 8 666 02 86	Telept	none No. + 46 8 782 25 00

INTERNATION SEARCH REPORT

ategory*	Citation of document, with indication, where appropriate, of the rele	vant passages	Relevant to claim No
A	US 4982368 A (KAZUTAMI ARIMOTO), 1 January 19 (01.01.91), see the whole document	91	1,6-9
ļ.			
:			

# INTERNATION SEARCH REPORT Information on att family members

embers 28/01.



	nt document n search report		Publication date	1,	Patent family member(s)	Publication date
EP	0486901	A2	27/05/92	JP JP KR US	3213356 B 4283489 A 205464 B 5086412 A	02/10/01 08/10/92 01/07/99 04/02/92
US	4599709	Α	08/07/86	CA	1229918 A	01/12/87
US	4982368	A	01/01/91	JP JP	2982905 B 3119594 A	29/11/99 21/05/91

Form PCT/ISA/210 (patent family annex) (July 1998)

## PALENT COOPERATION TREATY

10/088913

From the INTERNATIONAL BUREAU

PCT

NOTIFICATION CONCERNING SUBMISSION OR TRANSMITTAL OF PRIORITY DOCUMENT

(PCT Administrative Instructions, Section 411)

То:

LEISTAD, Geirr, I. Thin Film Electronics ASA P.O. Box 1872 Vika N-0124 Oslo NORVÈGE

Date of mailing (day/month/year) 30 May 2002 (30.05.02)	
Applicant's or agent's file reference Opti 52 PCT	IMPORTANT NOTIFICATION
International application No. PCT/NO01/00348	International filing date (day/month/year) 24 August 2001 (24.08.01)
International publication date (day/month/year) 28 March 2002 (28.03.02)	Priority date (day/month/year) 24 August 2000 (24.08.00)
Applicant THIN FILM ELECTRONICS ASA et al	

- 1. The applicant is hereby notified of the date of receipt (except where the letters "NR" appear in the right-hand column) by the International Bureau of the priority document(s) relating to the earlier application(s) indicated below. Unless otherwise indicated by an asterisk appearing next to a date of receipt, or by the letters "NR", in the right-hand column, the priority document concerned was submitted or transmitted to the International Bureau in compliance with Rule 17.1(a) or (b).
- 2. This updates and replaces any previously issued notification concerning submission or transmittal of priority documents.
- 3. An asterisk(\*) appearing next to a date of receipt, in the right-hand column, denotes a priority document submitted or transmitted to the International Bureau but not in compliance with Rule 17.1(a) or (b). In such a case, the attention of the applicant is directed to Rule 17.1(c) which provides that no designated Office may disregard the priority claim concerned before giving the applicant an opportunity, upon entry into the national phase, to furnish the priority document within a time limit which is reasonable under the circumstances.
- 4. The letters "NR" appearing in the right-hand column denote a priority document which was not received by the International Bureau or which the applicant did not request the receiving Office to prepare and transmit to the International Bureau, as provided by Rule 17.1(a) or (b), respectively. In such a case, the attention of the applicant is directed to Rule 17.1(c) which provides that no designated Office may disregard the priority claim concerned before giving the applicant an opportunity, upon entry into the national phase, to furnish the priority document within a time limit which is reasonable under the circumstances.

Priority date Priority application No. Country or regional Office or PCT receiving Office Of priority document

24 Augu 2000 (24.08.00) 2000 4236 NO 25 Apri 2002 (25.04.02)

The International Bureau of WIPO 34, chemin des C I mbettes 1211 Gen va 20, Switzerland

Authorized officer

Hans LEISE

Telephone No. (41-22) 338.83.38

Form PCT/IB/304 (July 1998)

Facsimile No. (41-22) 740.14.35

004885300





## PATENT COOPERATION TREATY

nec'd	2 4	JUL	2002	
37778			CT	_



## INTERNATIONAL PRELIMINARY EXAMINATION REPORT

8

					<i>D</i> .
Applicant'	s or agent's file reference			cation of Transmittal c	
Opti 52a	PCT	FOR FURTHER ACT	TON Preliminar	y Examination Report	t (Form PCT/IPEA/416)
Internation	nal application No.	International filing date (da	y/month/year)	Priority date (day/r	month/year)
PCT/NC	01/00348	24/08/2001		24/08/2000	
Internation G11C11	nal Patent Classification (IPC) or /22	national classification and IPC			
Applicant			- · -··· · · · · · · · · · · · · · · ·		<del></del>
THIN FI	LM ELECTRONICS ASA	et al.			
	international preliminary exa s transmitted to the applicar	amination report has been pr nt according to Article 36.	epared by this Inte	ernational Prelimina	ary Examining Authority
2. This	REPORT consists of a total	of 4 sheets, including this c	over sheet.		
t	peen amended and are the b	nied by ANNEXES, i.e. sheet pasis for this report and/or sh 607 of the Administrative In	neets containing re	ectifications made b	
Thes	e annexes consist of a total	of sheets.			
					•
	report contains indications re	elating to the following items	:		
ii.	☐ Priority				
Ш		f opinion with regard to nove	eltv. inventive step	and industrial appl	icability
IV	☐ Lack of unity of inven		,,		
V	⊠ Reasoned statement	under Article 35(2) with regartions suporting such statem		entive step or indus	strial applicability;
VI	☐ Certain documents of	· -		<del>-</del>	10
VII	Certain defects in the	international application			28 Z
VIII	☐ Certain observations	on the international applicat	ion		ECEIVE
Date of sub	omission of the demand		ate of completion of		
					ROOM
19/03/20	02	2	2.07.2002		
	mailing address of the internatio	nal A	uthorized officer		abSOVES MILE
preliminary	examining authority:				Same Mark E
<u>o</u> )))	European Patent Office D-80298 Munich	F 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	łarms, J		KAMOS SOL
	Tel. +49 89 2399 - 0 Tx: 5236 Fax: +49 89 2399 - 4465	·	elephone No. +49 89	3 2399 2708	The Contract of the Contract o





International application No. PCT/NO01/00348

## I. Basis of the report

1.	the and	receiving Office in	ments of the international application (Replacement sheets which have been furnished to response to an invitation under Article 14 are referred to in this report as "originally filed" o this report since they do not contain amendments (Rules 70.16 and 70.17)):
	1-1	5	as originally filed
	Cla	ims, No.:	
	1-1	2	as originally filed
	Dra	wings, sheets:	
	1/8-	-8/8	as originally filed
2.			juage, all the elements marked above were available or furnished to this Authority in the international application was filed, unless otherwise indicated under this item.
	The	ese elements were a	available or furnished to this Authority in the following language: , which is:
		the language of a	translation furnished for the purposes of the international search (under Rule 23.1(b)).
		the language of pu	ublication of the international application (under Rule 48.3(b)).
		the language of a 55.2 and/or 55.3).	translation furnished for the purposes of international preliminary examination (under Rule
3.			eleotide and/or amino acid sequence disclosed in the international application, the y examination was carried out on the basis of the sequence listing:
		contained in the in	ternational application in written form.
		filed together with	the international application in computer readable form.
		furnished subsequ	ently to this Authority in written form.
		furnished subsequ	ently to this Authority in computer readable form.
			t the subsequently furnished written sequence listing does not go beyond the disclosure in oplication as filed has been furnished.
		The statement that listing has been full	t the information recorded in computer readable form is identical to the written sequence rnished.
4.	The	amendments have	resulted in the cancellation of:
		the description,	pages:
		the claims,	Nos.:

# INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No. PCT/NO01/00348

		the drawings,	sheets:			
5.		•			(some of) the amendments had not been made, since they have been as filed (Rule 70.2(c)):	эe
		(Any replacement shoreport.)	eet contai	ning such	ch amendments must be referred to under item 1 and annexed to the	his
6.	Add	itional observations, if	necessar	y:		
V.		soned statement unditions and explanatio			with regard to novelty, inventive step or industrial applicability uch statement	<b>/</b> ;
	cita				- · · · · · · · · · · · · · · · · · · ·	<b>/</b> ;
	cita: State	tions and explanatio			s 1-12	<b>/</b> ;
	citat State Nove	tions and explanatio	ns suppo Yes:	Claims Claims	s 1-12 s 1-12	<b>y</b> ;

2. Citations and explanations see separate sheet

# INTERNATIONAL PRELIMINARY International application No. PCT/NO01/00348 EXAMINATION REPORT - SEPARATE SHEET

Claim 1 concerns a non-volatile passive matrix memory device comprising an electrically polarizable dielectric memory material exhibiting hysteresis, such as a ferroelectric material, claim 10 concerns a method for readout of such memory. If a single one of the cells along a selected word line is read out, all the bit lines associated with the non-selected cells along the word line need to be biased to avoid (partial) switching of their states. Such biasing of non-addressed cells causes disturb voltages which can result in loss of memory content or give rise to leakage currents and other parasitic currents which can mask the current of the addressed memory cell during its read operation, this leading to incorrect data output. The invention reduces or minimizes the influence of cumulative signals from non-addressed cells during reading of such passive matrix memory device by reading a full word comprising a plurality of cells, possibly all cells, along the selected word line. When the entire row of cells is read, the non-selected word lines can be maintained at the same potential as the bit lines so that there is no disturbing signal on any of the non-addressed cells; when the word line segments mentioned in the claims are mutually isolated and a single segment is activated, the cumulative effect of the disturb voltages is reduced compared with a single-cell read operation since the activated segment comprises a plurality of cells so that the number of non-selected cells that need to be biased to prevent read disturb is relatively small.

The claimed invention is not rendered obvious by the available prior art, in particular since the first two documents mentioned in the international search report concern active matrix ferroelectric memory devices in which each cell comprises a select transistor, and since the other two documents concern a SRAM or a DRAM. Claims 2-9, 11 and 12 concern preferred embodiments of the invention of claims 1 or 10 and hence likewise meet the requirements of novelty and inventive step.

It is pointed out here that the statement contained in numbered lines 20-21 of claim 1, according to which a read operation takes place by applying a voltage **smaller** than the switching or polarization voltage Vs to the memory cell, is in conflict with the description according to which Vs is in fact applied during reading, see READ CYCLE in Figure 7a. Similar considerations apply for claim 10.